





OSLO !



Orientation with Win-Spice 1.4.0 to simulate a 4 bit ripple counter for use in the x ray event counter. Once the schematic has been created one needs to generate a netlist using “netgen.bat” which must point to the saved schematic file (must edit two lines in the bat file). The input file must be edited to specify the stimuli (input signal), filename.txt in the WinSpice\input folder. Execute the netgen bat file to generate a netlist, check to see how it looks. Edit the simulate.txt file to point at the 4 required files to carry out the Spice application. Use the “plot x y z etc “ command in the spice command line file to view the resulting signals.



The digital readout of 18 bit ripple counters from a 4x4 pixel array will use a row/column selector with a multiplexer/shift register. Pixel register 01 will be latched into an 18 bit shift register and shifted followed by pixel 02 finishing up with pixel 16. The shift rate must be 130 Mhz.

A 3 stage shift register with a bit seed will be used to address the separate pixels.












A Feedback FB input was added to 3bit column and row shift registers and r3 from row register is used as the clock for the column register, r3 from the row register is also fed back to the


Feedback input of the same register with results shown below following simulation.




Reset and clear are the same above.



We have a glitch at 140 ns on d0.



We have a small glitch at 490ns on the d1 line.



The Pixel readout is shown below decoded;

2	2	2
4	4	4
1	1	1


The Test Inputs used in the Spice simulation for the 3x3 pixel array decoder was generated with the test file below;



```
***** test1 input deck *****
```


```
vreset reset 0 pulse 2.5 0 10n 1n 1n 1 2  
vclock clock 0 pulse 0 2.5 110n 1n 1n 20n 40ns  
vclear clear 0 pulse 2.5 0 10n 1n 1n 1 2  
vcount_en count_en 0 pulse 0 2.5 25n 1n 1n  
80ns 1  
vp0 p0 0 pulse 0 2.5 30n 1n 1n 10n 20n  
vp1 p1 0 pulse 0 2.5 30n 1n 1n 5n 10n  
vp2 p2 0 pulse 0 2.5 30n 1n 1n 15n 30n  
vp3 p3 0 pulse 0 2.5 30n 1n 1n 10n 20n  
vp4 p4 0 pulse 0 2.5 30n 1n 1n 5n 10n  
vp5 p5 0 pulse 0 2.5 30n 1n 1n 15n 30n  
vp6 p6 0 pulse 0 2.5 30n 1n 1n 10n 20n  
vp7 p7 0 pulse 0 2.5 30n 1n 1n 5n 10n  
vp8 p8 0 pulse 0 2.5 30n 1n 1n 15n 30n  
  
.control
```


tran 1ns 600n


.endc







This is the layout on Si using the Oester Microsystems process. From left to right we have a SPDT transmission gate followed by three inverters with appropriate interconnects.



The Latch has 56 DRC errors so no simulation can proceed until they are taken care of.