

# DFFR Simulation Results



- Ts: Setup Time  $> 0.4\text{ns}$
- Th: Hold Time  $> 0.1\text{ns}$
- Tclk-min: Minimum clock pulse width  $> 0.35\text{ns}$
- Fclk-max: Max Clock Freq  $< 980\text{ Mhz}$
- Td: Delay Time  $< 0.5\text{ns}$
- Tc: Clear Time  $> 0.4\text{ns}$
- Size  $[4*4.5+4*4.5+2*6]*12=48*12=576\text{um}^2$

➡ Note: 10 ps rise times on test clock