



7<sup>th</sup> August 2013

# ODMB user's manual

Optical DAQ MotherBoard for the ME1/1 stations of the CMS muon endcap detector


Firmware tag: V01-00

Manuel Franco Sevilla, Frank Golf, Guido Magazzù, Tom Danielson  
UC Santa Barbara

# Table of Contents

<b>Front panel</b>	<b>2</b>
<b>General</b>	<b>3</b>
Firmware version	3
VME access through the board discrete “emergency” logic	3
Jumpers and test points	4
<b>Device 1: DCFEB JTAG</b>	<b>5</b>
Example: Read DCFEB UserCode	5
<b>Device 2: ODMB JTAG</b>	<b>6</b>
Example: Read ODMB UserCode	6
<b>Device 3: ODMB/DCFEB control</b>	<b>7</b>
Bit specification of ODMB_CTRL and DCFEB_CTRL	7
Information accessible via command “R 3YZC”	8
<b>Device 4: Configuration registers</b>	<b>9</b>
<b>Device 5: Test FIFOs</b>	<b>10</b>
Notes	10
<b>Device 8: Low voltage monitoring</b>	<b>11</b>
<b>Firmware block diagram</b>	<b>12</b>

# Front panel



## Push buttons

- **RST**: Reloads firmware in PROM onto FPGA
- **PB0**: Resets registers/FIFOs in FW. **LEDs 1-12** blink at different speeds for ~3s
- **PB1**: Sends L1A and L1A\_MATCH to all DCFEBs. Turns on **LED 12**

## LEDs set in firmware

- **1**: 4 Hz signal from clock for data → DDU
- **3**: 2 Hz signal from clock for data → PC
- **5**: 1 Hz signal from internal ODMB clock
- **7**: Internal PLL is locked
- **9**: L1A and LCTs from CCB are selected
- **11**: Path for real DCFEB data is selected
- **2**: Bit 0 of L1A\_COUNTER
- **4**: Bit 1 of L1A\_COUNTER
- **6**: Bit 2 of L1A\_COUNTER
- **8**: Bit 3 of L1A\_COUNTER
- **10**: Bit 4 of L1A\_COUNTER
- **12**: Briefly ON when a VME command is received. Also ON when **PB1** is pressed

## LEDs set in hardware

- **OT1**: SD signal from OT1
- **OT2**: SD signal from OT2
- **ETD**: DTACK enable for discrete logic (logic low)
- **EJD**: JTAG enable for discrete logic (logic low)
- **DON**: DONE signal from FPGA. ON when programmed
- **INIT**: INIT\_B signal from FPGA (logic low)
- **ERR**: Error on QPLL
- **LOCK**: QPLL is locked
- **Bottom 12**: Voltage monitoring

# General

## Firmware version

For a given firmware tag **VXY-ZK**:

- ❖ Usercode is **XYZKdbdb**
- ❖ FW\_VERSION read via “R 4424” is **XYZK**

## VME access through the board discrete “emergency” logic

The FPGA may be accessed via JTAG through the discrete logic as follows

- ❖ The VME address is 0xFFFC
- ❖ The bit 0 of the data sent is TMS
- ❖ The bit 1 of the data sent is TDI

For example, to read the Usercode, starting from JTAG idle (five TMS = 1 & one TMS = 0), the commands are:

```

W FFFC 1 To Select-DR-Scan
W FFFC 1 To Select-IR-Scan
W FFFC 0 To Capture-IR
W FFFC 0 To Shift-IR

W FFFC 0 Shifting IR (Read UserCode IR = 3C8)
W FFFC 0 Shifting IR
W FFFC 0 Shifting IR
W FFFC 2 Shifting IR
W FFFC 0 Shifting IR
W FFFC 0 Shifting IR
W FFFC 2 Shifting IR
W FFFC 2 Shifting IR
W FFFC 2 Shifting IR
W FFFC 3 Shifting IR and to Exit1-IR

W FFFC 1 To Update-IR
W FFFC 0 To Run_Test/Idle
W FFFC 1 To Select-DR-Scan
W FFFC 0 To Capture-DR

W FFFC 0 Shifting DR
R FFFC 0 Shifting DR (Read bit 0 of UserCode)

```


Since the Usercode register is 32 bits, the last two commands should be repeated 31 more times.

## Jumpers and test points

Place the **jumpers** marked in **red** in the diagram: M[2:0] = 010, and ST12 grounded to use clock from CCB.

The signals sent to the **test points** marked in **blue** are:

<b>TP6:</b>	RAW_LCT(1)	<b>TP7:</b>	L1A_MATCH(1)	<b>TP27:</b>	Defined by TP_SEL	<b>TP28:</b>	Defined by TP_SEL
<b>TP8:</b>	RAW_LCT(2)	<b>TP9:</b>	L1A_MATCH(2)	<b>TP29:</b>	DCFEB_DAV(1)	<b>TP30:</b>	DCFEB_DAV(2)
<b>TP10:</b>	RAW_LCT(3)	<b>TP11:</b>	L1A_MATCH(3)	<b>TP31:</b>	DDU_DATA_VALID	<b>TP32:</b>	PC_DATA_VALID
<b>TP12:</b>	RAW_LCT(4)	<b>TP13:</b>	L1A_MATCH(4)	<b>TP33:</b>	RAWLCT(1)	<b>TP34:</b>	RAWLCT(2)
<b>TP14:</b>	RAW_LCT(5)	<b>TP15:</b>	L1A_MATCH(5)	<b>TP35:</b>	RAWLCT(3)	<b>TP36:</b>	RAWLCT(4)
<b>TP16:</b>	RAW_LCT(6)	<b>TP17:</b>	L1A_MATCH(6)	<b>TP37:</b>	RAWLCT(5)	<b>TP38:</b>	RAWLCT(6)
<b>TP18:</b>	RAW_LCT(7)	<b>TP19:</b>	L1A_MATCH(7)	<b>TP39:</b>	RAWLCT(7)	<b>TP40:</b>	LCT_ERROR
<b>TP20:</b>	L1A	<b>TP21:</b>	DDU_DATA_VALID	<b>TP41:</b>	Defined by TP_SEL	<b>TP42:</b>	Defined by TP_SEL
<b>TP22:</b>	OTMBCDAV	<b>TP23:</b>	ALCTDAV				



# Device 1: DCFEB JTAG

“Y” refers to the number of bits to be shifted

Instruction	Description
<b>W 1Y00</b>	Shift Data; no TMS header; no TMS tailer
<b>W 1Y04</b>	Shift Data with TMS header only
<b>W 1Y08</b>	Shift Data with TMS tailer only
<b>W 1Y0C</b>	Shift Data with TMS header & TMS tailer
<b>R 1Y14</b>	Read TDO register
<b>W 1018</b>	Resets JTAG protocol to IDLE state (data sent with this command is disregarded)
<b>W 1Y1C</b>	Shift Instruction register
<b>W 1020</b>	Select DCFEB, one bit per DCFEB
<b>R 1024</b>	Read which DCFEB is selected

## Example: Read DCFEB UserCode

DCFEB registers are set and read via JTAG. The following procedure reads the 32-bit USERID of DCFEB 3:

```

W 1020 4 Select DCFEB 3 (one bit per DCFEB)

W 191c 3C8 Set instruction register to 3C8 (read UserCode)
W 1F04 0 Shift 16 lower bits
R 1F14 0 Read last 16 shifted bits (DBDB)
W 1F14 0 Shift 16 upper bits
R 1F14 0 Read last 16 shifted bits (XYZK)

```

# Device 2: ODMB JTAG

“Y” refers to the number of bits to be shifted

Instruction	Description
<b>W 2Y00</b>	Shift Data; no TMS header; no TMS tailer
<b>W 2Y04</b>	Shift Data with TMS header only
<b>W 2Y08</b>	Shift Data with TMS tailer only
<b>W 2Y0C</b>	Shift Data with TMS header & TMS tailer
<b>R 2Y14</b>	Read TDO register
<b>W 2018</b>	Resets JTAG protocol to IDLE state (data sent with this command is disregarded)
<b>W 2Y1C</b>	Shift Instruction register
<b>W 2020</b>	Set V6_JTAG_SEL: 0 → discrete logic JTAG, 1 → ODMB JTAG
<b>R 2024</b>	Read V6_JTAG_SEL

## Example: Read ODMB UserCode

Read FPGA UserCode:

```

W 2020 1 Set V6_JTAG_SEL to 1 (ODMB JTAG)

W 291c 3C8 Set instruction register to 3C8 (read UserCode)
W 2F04 0 Shift 16 lower bits
R 2F14 0 Read last 16 shifted bits (DBDB)
W 2F14 0 Shift 16 upper bits
R 2F14 0 Read last 16 shifted bits (XYZK)

W 2020 0 Set V6_JTAG_SEL back to 0 (discrete logic JTAG)

```

# Device 3: ODMB/DCFEB control

Instruction	Description
<b>W 3000</b>	Set ODMB_CTRL register
<b>R 3004</b>	Read ODMB_CTRL register
<b>W 3010</b>	Set DCFEB_CTRL register
<b>R 3014</b>	Read DCFEB_CTRL register
<b>W 3020</b>	Set TP_SEL register (selects which signals are sent to TP27, TP28, TP41, TP42)
<b>R 3024</b>	Read TP_SEL register
<b>W 3100</b>	Set LOOPBACK: 0 → no loopback, 1 or 2 → internal loopback
<b>R 3104</b>	Read LOOPBACK
<b>W 3110</b>	Set DIFFCTRL (TX voltage swing): 0 → minimum ~100 mV, F → maximum ~1100mV
<b>R 3114</b>	Read DIFFCTRL
<b>R 3YZC</b>	Read ODMB_DATA corresponding to selection <b>YZ</b> (see below)

## Bit specification of ODMB\_CTRL and DCFEB\_CTRL

- ▶ ODMB\_CTRL[3:0] - Selects CAL\_TRGEN (calibration mode).
- ▶ ODMB\_CTRL[4] - Selects CAL\_MODE (calibration mode).
- ▶ ODMB\_CTRL[5] - Selects CAL\_TRGSEL (calibration mode).
- ▶ ODMB\_CTRL[7] - Selects DCFEB data path: 0 → real data, 1 → dummy data.
- ▶ **ODMB\_CTRL[8] - Resets FPGA registers/FIFOs and LEDs 1-12 blink for ~3s. Bit is auto-reset.**
- ▶ ODMB\_CTRL[9] - Selects L1A and LCTs: 0 → from CCB, 1 → internally generated.
- ▶ ODMB\_CTRL[10] - Selects LVMB: 0 → real LVMB, 1 → dummy LVMB.
- ▶ ODMB\_CTRL[11] - Kills L1A.
- ▶ ODMB\_CTRL[12] - Kills L1A\_MATCH.
  
- ▶ **DCFEB\_CTRL[0] - Reprograms the DCFEBs. Bit is auto-reset.**
- ▶ DCFEB\_CTRL[1] - Resynchronizes the L1A\_COUNTER of ODMB and DCFEBs. Bit is auto-reset.
- ▶ DCFEB\_CTRL[2] - Sends INJPLS signal to DCFEBs. Bit is auto-reset.
- ▶ DCFEB\_CTRL[3] - Sends EXTPLS signal to DCFEBs. Bit is auto-reset.
- ▶ DCFEB\_CTRL[4] - Sends test L1A and L1A\_MATCH to all DCFEBs. Bit is auto-reset.
- ▶ DCFEB\_CTRL[5] - Sends LCT request to OTMB.
- ▶ DCFEB\_CTRL[6] - Sends external trigger request to OTMB.
- ▶ DCFEB\_CTRL[7] - Resets the optical transceivers.



## Information accessible via command "R 3YZC"

- ▶ YZ = 3A: Most significant 8 bits of L1A\_COUNTER
- ▶ YZ = 3B: Least significant 16 bits of L1A\_COUNTER
- ▶ YZ = 21-29: Number of L1A\_MATCHes for given DCFEB, OTMB, ALCT
- ▶ YZ = 31-37: Gap (in number of bunch crossings) between the last LCT and L1A for given DCFEB
- ▶ YZ = 41-49: Number of packets stored for given DCFEB, TMB, or ALCT
- ▶ YZ = 4A: Number of packets sent to the DDU
- ▶ YZ = 4B: Number of packets sent to the PC
- ▶ YZ = 51-59: Number of packets shipped to DDU and PC for given DCFEB, TMB, or ALCT
- ▶ YZ = 61-67: Number of data packets received with good CRC for given DCFEB
- ▶ YZ = 71-77: Number of LCTs for given DCFEB
- ▶ YZ = 78: Number of available OTMB packets
- ▶ YZ = 79: Number of available ALCT packets

# Device 4: Configuration registers

Instruction	Description
<b>W 4000</b>	Set LCT_L1A_DLY[5:0] - Total delay: $2400 + 25 \cdot \text{DCT\_L1A\_DLY}$ [ns]
<b>W 4004</b>	Set OTMB_DLY[4:0]
<b>W 4008</b>	Set PUSH_DLY[4:0]
<b>W 400C</b>	Set ALCT_DLY[4:0]
<b>W 4010</b>	Set INJ_DLY[4:0] - Delay: $12.5 \cdot \text{INJ\_DLY}$ [ns]
<b>W 4014</b>	Set EXT_DLY[4:0] - Delay: $12.5 \cdot \text{EXT\_DLY}$ [ns]
<b>W 4018</b>	Set CALLCT_DLY[3:0] - Delay: $25 \cdot \text{CALLCT\_DLY}$ [ns]
<b>W 401C</b>	Set KILL[9:1] (ALCT + TMB + 7 DCFEBs)
<b>W 4020</b>	Set CRATEID[6:0]
<b>R 4400</b>	Read LCT_L1A_DLY
<b>R 4404</b>	Read TMB_DLY
<b>R 4408</b>	Read PUSH_DLY
<b>R 440C</b>	Read ALCT_DLY
<b>R 4410</b>	Read INJ_DLY
<b>R 4414</b>	Read EXT_DLY
<b>R 4418</b>	Read CALLCT_DLY
<b>R 441C</b>	Read KILL
<b>R 4420</b>	Read CRATEID
<b>R 4424</b>	Read FW_VERSION

# Device 5: Test FIFOs

**Z refers to FIFO: 1 → PC TX, 2 → PC RX, 3 → DDU TX, 4 → DDU RX, 5 → OTMB, 6 → ALCT**

Instruction	Description
<b>R 5000</b>	Read one word of selected DCFEB FIFO
<b>R 500C</b>	Read numbers of words stored in selected DCFEB FIFO
<b>W 5010</b>	Select DCFEB FIFO
<b>R 5014</b>	Read which DCFEB FIFO is selected
<b>W 5020</b>	Reset DCFEB FIFOs (7 bits, one per FIFO, which are auto-reset)
<b>R 5Z00</b>	Read one word of FIFO
<b>R 5Z0C</b>	Read numbers of words stored in FIFO
<b>W 5Z20</b>	Reset FIFO

## Notes

- All these FIFOs can hold a maximum of 2,000 18-bit words (36 kb)
- The **OTMB**, **ALCT**, and **7 DCFEB FIFOs** store the data as it arrives in parallel to the standard data path
  - They can hold a maximum of 3 OTMB, 4 ALCT, and 2 DCFEB data packets
- The **DDU TX FIFO** stores DDU packets just before being transmitted
  - They include the DDU header (4 words starting with 9, 4 starting with A), ALCT data, TMB data, DCFEB data, and trailer (4 words starting with F, 4 starting with E)
- The **PC TX FIFO** stores DDU packets wrapped in ethernet frames just before being transmitted
  - They include the ethernet header (4 words) and trailer (4 words)
  - They need to be at least 32 words long
- The **DDU** and **PC RX FIFOs** can be used for loopback tests

# Device 8: Low voltage monitoring

Instruction	Description
<b>W 8000</b>	Send control byte to ADC
<b>R 8004</b>	Read ADC
<b>W 8010</b>	Select DCFEBs/ALCT to be powered on (8 bits, ALCT + 7 DCFEBs)
<b>R 8014</b>	Read which DCFEBs/ALCT are powered on
<b>W 8020</b>	Select ADC to be read
<b>R 8024</b>	Read which ADC is to be read

# Firmware block diagram

The firmware can be downloaded from [http://github.com/odmb/odmb\\_ucsb\\_v2](http://github.com/odmb/odmb_ucsb_v2)

