



30th May 2013

ODMB user's manual

Optical DAQ MotherBoard for the ME1/1 stations of the CMS muon endcap detector


Firmware tag: V00-01

Guido Magazzù, Frank Golf, Manuel Franco Sevilla
UC Santa Barbara

Table of Contents

Front panel	2
Device 1: DCFEB JTAG	3
Example	3
Device 3: ODMB/DCFEB control	4
Bit specification of ODMB_CTRL and DCFEB_CTRL	4
Information accessible via ODMB_CTRL[6:0]	4
Device 4: Configuration registers	5
Device 5: Test DCFEB FIFOs	6
Device 8: Low voltage monitoring	7

Front panel



Push buttons

- **RST**: Reloads firmware in PROM onto FPGA
- **PB0**: Resets registers/FIFOs in FW. **LEDs 1-12** blink at different speeds for ~3s
- **PB1**: Turns on **LED 12**

LEDs set in firmware

- **1**: 4 Hz signal from clock used for DCFEB data
- **3**: 2 Hz signal from clock used for DDU data
- **5**: 1 Hz signal from clock used for FPGA
- **7**: Internal PLL is locked
- **9**: L1A and LCTs from CCB are selected
- **11**: Path for real DCFEB data is selected
- **2**: Bit 0 of L1A_COUNTER
- **4**: Bit 1 of L1A_COUNTER
- **6**: Bit 2 of L1A_COUNTER
- **8**: Bit 3 of L1A_COUNTER
- **10**: Bit 4 of L1A_COUNTER
- **12**: Briefly ON when a VME command is received. Also ON when **PB1** is pressed

LEDs set in hardware

- **OT1**: SD signal from OT1
- **OT2**: SD signal from OT2
- **ETD**: DTACK enable for discrete logic (logic low)
- **EJD**: JTAG enable for discrete logic (logic low)
- **DON**: DONE signal from FPGA. ON when programmed
- **INIT**: INIT_B signal from FPGA (logic low)
- **ERR**: Error on QPLL
- **LOCK**: QPLL is locked
- **Bottom 12**: Voltage monitoring

Device 1: DCFEB JTAG

“Y” refers to the number of bits to be shifted

Instruction	Description
W 1Y00	Shift Data; no TMS header; no TMS tailer
W 1Y04	Shift Data with TMS header only
W 1Y08	Shift Data with TMS tailer only
W 1Y0C	Shift Data with TMS header & TMS tailer
R 1Y14	Read TDO register
W 1018	Resets JTAG protocol to IDLE state (data sent with this command is disregarded)
W 1Y1C	Shift Instruction register
W 1020	Select DCFEB, one bit per DCFEB
R 1024	Read which DCFEB is selected

Example

DCFEB registers are set and read via JTAG. The following procedure reads the 32-bit USERID of DCFEB 3:

- Select the appropriate DCFEB setting a 7 bit register, one bit per DCFEB
 - W 1020 4 ==> Selects DCFEB 3
- Set the instruction register to read USERID
 - W 191C 3C8 ==> This instruction is hardcoded in DCFEB
- Shift data and read result
 - W 1F04 0 ==> First 16 bits with only TMS header
 - R 1F14
 - W 1F08 0 ==> Finish with only TMS tail
 - R 1F14

Device 3: ODMB/DCFEB control

Instruction	Description
W 3000	Set ODMB_CTRL register
R 3004	Read ODMB_CTRL register
R 3008	Read register selected by ODMB_CTRL[6:0]
W 3010	Set DCFEB_CTRL register
R 3014	Read DCFEB_CTRL register
W 3020	Set TP_SEL register (selects which signals are sent to TP27, TP28, TP41, TP42)
R 3024	Read TP_SEL register

Bit specification of ODMB_CTRL and DCFEB_CTRL

- ▶ ODMB_CTRL[6:0] - Select data to be read by command 3008
- ▶ ODMB_CTRL[7] - Selects DCFEB data path: 0 real data, 1 dummy data.
- ▶ **ODMB_CTRL[8] - Resets FPGA registers/FIFOs and LEDs 1-12 blink for ~3s. Bit is auto-reset.**
- ▶ ODMB_CTRL[9] - Selects L1A and LCTs: 0 from CCB, 1 internally generated.
- ▶ ODMB_CTRL[10] - Selects LVMB: 0 real LVMB, 1 dummy LVMB.
- ▶ ODMB_CTRL[15:11] - Not used.

- ▶ **DCFEB_CTRL[0] - Reprograms the DCFEBs. Bit is auto-reset.**
- ▶ DCFEB_CTRL[1] - Resynchronizes the L1A_COUNTER of ODMB and DCFEBs. Bit is auto-reset.
- ▶ DCFEB_CTRL[2] - Sends INJPLS signal to DCFEBs. Bit is auto-reset.
- ▶ DCFEB_CTRL[3] - Sends EXTPLS signal to DCFEBs. Bit is auto-reset.
- ▶ DCFEB_CTRL[4] - Selects CAL_MODE (calibration mode).
- ▶ DCFEB_CTRL[5] - Selects CAL_TRGSEL (calibration mode).
- ▶ DCFEB_CTRL[9:6] - Selects CAL_TRGEN (calibration mode).
- ▶ DCFEB_CTRL[15:10] - Selects FSEL.

Information accessible via ODMB_CTRL[6:0]

- ▶ 21-27: Number of L1A_MATCH for given DCFEB
- ▶ 31-37: Gap (in number of bunch crossings) between the last LCT and L1A for given DCFEB
- ▶ 41-49: Number of packets stored for given DCFEB, TMB, or ALCT
- ▶ 51-59: Number of packets shipped out for given DCFEB, TMB, or ALCT

Device 4: Configuration registers

Instruction	Description
W 4000	Set LCT_L1A_DLY[5:0] - Total delay: $2400 + 25 * \text{DCT_L1A_DLY}$ [ns]
W 4004	Set TMB_DLY[4:0]
W 4008	Set PUSH_DLY[4:0]
W 400C	Set ALCT_DLY[4:0]
W 4010	Set INJ_DLY[4:0] - Delay: $12.5 * \text{INJ_DLY}$ [ns]
W 4014	Set EXT_DLY[4:0] - Delay: $12.5 * \text{EXT_DLY}$ [ns]
W 4018	Set CALLCT_DLY[3:0] - Delay: $25 * \text{CALLCT_DLY}$ [ns]
W 401C	Set KILL[9:1] (ALCT + TMB + 7 DCFEBs)
W 4020	Set CRATEID[6:0]
R 4400	Read LCT_L1A_DLY
R 4404	Read TMB_DLY
R 4408	Read PUSH_DLY
R 440C	Read ALCT_DLY
R 4410	Read INJ_DLY
R 4414	Read EXT_DLY
R 4418	Read CALLCT_DLY
R 441C	Read KILL
R 4420	Read CRATEID
R 4424	Read FW_VERSION

Device 5: Test DCFEB FIFOs

DCFEB data is stored in parallel in these test FIFOs and the FIFOs that ship the data out

Instruction	Description
R 5000	Read one word of selected FIFO
R 500C	Read numbers of words stored in selected FIFO
W 5010	Select FIFO
R 5014	Read which FIFO is selected

Device 8: Low voltage monitoring

Instruction	Description
W 8000	Send control byte to ADC
R 8004	Read ADC
W 8010	Select DCFEBs/ALCT to be powered on (8 bits, ALCT + 7 DCFEBs)
R 8014	Read which DCFEBs/ALCT are powered on
W 8020	Select ADC to be read
R 8024	Read which ADC is to be read